2

Topic for today:

The datapath

CPU Basics

- The computer's CPU fetches, decodes, and executes program instructions.
- The two principal parts of the CPU are the *datapath* and the *control unit*.
 - The datapath consists of an arithmetic-logic unit and storage units (registers) that are interconnected by a data bus that is also connected to main memory.
 - Various CPU components perform sequenced operations according to signals provided by its control unit.

Recall

An Arithmetic Logic Unit (ALU) is a combinational circuit which performs arithmetic and logic operations on a sequence of input bits to produce a sequence of output bits. The operation to be performed is determined by a control signal.

Datapath

The *datapath* consists of the ALU, one or more registers, and one or more internal buses connecting them.

Controlling the datapath

The flow of data on the datapath is determined by control signals, which select ALU functions and control reading/writing of the registers.

General purpose registers

Many registers have dedicated purposes. Registers which may be accessed by the programmer to store arbitrary data are general purpose registers. If there is only one general purpose register, it is called the <u>accumulator</u>. (Compare this to the memory of a typical low-end hand-held calculator.)

Registers

- Registers hold data that can be readily accessed by the CPU.
- They can be implemented using D flip-flops.
- A 32-bit register requires 32 D flip-flops.
 The arithmetic-logic unit (ALU) carries out logical and arithmetic operations as directed by the control unit.
- The control unit determines which actions to carry out according to the values in a program counter register and a status register.

The Bus

- The CPU shares data with other system components by way of a data bus.
 - A bus is a set of wires that simultaneously convey a single bit along each line.
- Two types of buses are commonly found in computer systems: *point-to-point*, and *multipoint* buses.









Clocks

- Clock speed should not be confused with CPU performance.
- The CPU time required to run a program is given by the general performance equation:

 $\texttt{CPU Time} = \frac{\texttt{seconds}}{\texttt{program}} = \frac{\texttt{instructions}}{\texttt{program}} \times \frac{\texttt{avg. cycles}}{\texttt{instruction}} \times \frac{\texttt{seconds}}{\texttt{cycle}}$

 We see that we can improve CPU throughput when we reduce the number of instructions in a program, reduce the number of cycles per instruction, or reduce the number of nanoseconds per clock cycle.

We will return to this important equation in later chapters.

13

The Input/Output Subsystem

- A computer communicates with the outside world through its input/output (I/O) subsystem.
- I/O devices connect to the CPU through various interfaces.
- I/O can be memory-mapped-- where the I/O device behaves like main memory from the CPU's point of view.
- Or I/O can be instruction-based, where the CPU has a specialized I/O instruction set.

14

Memory Organization

- Computer memory consists of a linear array of addressable storage cells that are similar to registers.
- Memory can be byte-addressable, or wordaddressable, where a word typically consists of two or more bytes.
- Memory is constructed of RAM chips, often referred to in terms of length × width.
- If the memory word size of the machine is 16 bits, then a 4M × 16 RAM chip gives us 4 megabytes of 16-bit memory locations.

15

Memory Organization

- How does the computer access a memory location corresponds to a particular address?
- We observe that 4M can be expressed as $2^2 \times 2^{20} = 2^{22}$ words.
- The memory locations for this memory are numbered 0 through 2 $^{\rm 22}$ -1.
- Thus, the memory bus of this system requires at least 22 address lines.
 - The address lines "count" from 0 to 2²² 1 in binary. Each line is either "on" or "off" indicating the location of the desired memory element.

16





would	e 0 Module	1 Module 2	Module 3	Module 4	Module 5	Module 6	Module
			10	10	00	04	00
	4		12	10	20	24	20
		9	13	17	21	25	29
2	6	10	14	18	22	26	30
a) 3	7	11	15	19	23	27	31
		3	bits		2 bits		
	_						
		Module	number	Offset	t in module		
	ь. <	Module	number 5	Offset bits	t in module	→	
	b) <	Module	number 5	Difse	t in module	→	_
	b) •	Decimal Word Address	Binary Address	Address Split per Given Structure	Module Number	→ Offset in Module	n
	b) Module Module 0	Decimal Word Address	Binary Address	Address Split per Given Structure	Module Number	Offset in Module	n
	b) Module Module 0	Decimal Word Address 0 1	Binary Address	Address Split per Given Structure 000 00 000 01	Module Number	Offset in Module	n ;
	b) Module Module 0	Decimal Word Address 0 1 2	Binary Address 00000 00001 00010	Address Split per Given Structure 000 00 000 01 000 10	Module Number	Offset in Module	n
	b) Module Module 0 Module 1	Decimal Word Address 0 1 2 3	Binary 5 Binary Address 00000 00001 00010 00011 00011 00012	Offset bits Address Split per Given Structure 000 000 000 000 000 000 000 000	Module Number 0 0 0 0	Offset in Module	
	b) Module Module 0 Module 1	Module Decimal Word Address 0 1 2 3 4 5	Binary Address 00000 00011 00011 00011 00101	Offset bits Address Split per Given Structure 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 001 001	Module Number 0 0 0 0 1 1	Offset in Module 0 1 2 3 0 1	
	b) Module 0 Module 1	Module Decimal Word Address 0 1 2 3 4 4 5 6	Binary Address 5 00000 00001 00001 00010 00010 00011 00100 00101 00101 00101	Offset bits Address Split per Given Structure 000 00 000 01 000 10 001 01 001 01 001 01 001 01 001 01 001 01 001 01 001 01 000 00 000 10 000 1	Module Number 0 0 0 0 0 1 1	Offset in Module 0 1 2 3 0 1 2 3 0 1 2	





